E-Tile Transceiver PHY User Guide

ID 683723
Date 9/30/2022
Public
Document Table of Contents

4.2.3. Four 25 Gbps PMA Direct Channel (with FEC) within a Single FEC Block

Table 57.  Four 25 Gbps PMA Direct Channel (with FEC) within a Single FEC Block Configuration
Data Rate per Channel Number of Channels TX and RX Double Width PMA Interface Core Interface tx_clkout Clock Source
25.78125 Gbps 4 Enabled 32 bits 64 bits Half-Rate

Connect half rate tx_clkout (402.832031 MHz) to the tx_coreclkin and rx_coreclkin. If you use any other source for tx_coreclkin, make sure tx_coreclkin has 0 PPM difference with tx_clkout.

Did you find the information on this page useful?

Characters remaining:

Feedback Message