3.4.3. Shadow Register Sets
When shadow register sets are implemented, status.CRS indicates the register set currently in use. A Nios II core can have up to 63 shadow register sets. If n is the configured number of shadow register sets, the shadow register sets are numbered from 1 to n. Register set 0 is the normal register set.
A shadow register set behaves precisely the same as the normal register set. The register set currently in use can only be determined by examining status.CRS.
Shadow register sets are typically used in conjunction with the EIC interface. This combination can substantially reduce interrupt latency.
For details of EIC interface usage, refer to the Exception Processing section.
System software can read from and write to any shadow register set by setting status.PRS and using the rdprs and wrprs instructions.
For details of the rdprs and wrprs instructions, refer to the Instruction Set Reference chapter of the Nios II Processor Reference Handbook.
Did you find the information on this page useful?