Nios® II Processor Reference Guide

ID 683836
Date 10/22/2020
Public
Document Table of Contents

3.3.1.6. Default Cacheability

The default cacheability specifies whether normal load and store instructions access the data cache or bypass the data cache. The default cacheability is only present for data regions. You can override the default cacheability by using the ldwio or stwio instructions. The bit-31 cache and Peripheral Region features are available when the MMU is not present.

Refer to the Cache Memory section for more information on cache bypass and Peripheral Region.

Did you find the information on this page useful?

Characters remaining:

Feedback Message