184.108.40.206.5. Shadow Register Sets
For the best interrupt performance, assign a dedicated register set to each of the most time-critical interrupts. Less-critical interrupts can share register sets, provided the ISRs are protected from register corruption as noted in the Requested Register Set section of this chapter.
The method for mapping interrupts to register sets is specific to the particular EIC implementation.
Did you find the information on this page useful?