Nios® II Processor Reference Guide

ID 683836
Date 10/22/2020
Public
Document Table of Contents

3.6.3.6. Data Cache Data RAM (Clean Line)

  1. Use a FLUSHDA instruction to ensure the line isn’t in the data cache.
  2. Use a LOAD instruction to load a clean data cache line.
  3. Use a WRCTL instruction to set ECCINJ.DCDAT field to INJS or INJD.
  4. Use a LOAD instruction to an address in the data cache line to inject the error.
  5. Use a RDCTL instruction to ensure the values of the field written by the WRCTL to ECCINJ is NOINJ. Before the RDCTL, use a FLUSHP instruction to avoid the RAW hazard on ECCINJ.
  6. Use a LOAD instruction from the same address.
  7. The ECC error should be triggered on the LOAD instruction.

Did you find the information on this page useful?

Characters remaining:

Feedback Message