Nios® II Processor Reference Guide

ID 683836
Date 10/22/2020
Document Table of Contents Data Cache Data RAM (Dirty Line)

  1. Use a LOAD instruction to load a data cache line.
  2. Use a WRCTL instruction to set ECCINJ.DCDAT field to INJS or INJD (as desired).
  3. Use a STORE instruction to an address in the data cache line.
  4. Use a RDCTL instruction to ensure the values of the field written by the WRCTL to ECCINJ is NOINJ. Before the RDCTL, use a FLUSHP instruction to avoid the RAW hazard on ECCINJ.
  5. Either use a LOAD instruction from the same address or trigger a writeback of the dirty line (e.g. FLUSHDA instruction)
  6. The ECC error should be triggered on the LOAD instruction unless it is only detected during the writeback of a dirty line. In the writeback of a dirty line case, the ECC error is triggered an undefined number of instructions later.

Did you find the information on this page useful?

Characters remaining:

Feedback Message