Nios® II Processor Reference Guide

ID 683836
Date 8/28/2023
Public
Document Table of Contents
Give Feedback

3.7.3.1. Interrupt Latency

The interrupt controller can mask individual interrupts. Each interrupt can have a different maximum masked time. The worst-case interrupt latency for interrupt i is determined by that interrupt’s maximum masked time, or by the maximum disabled time, whichever is greater.