Nios® II Processor Reference Guide

ID 683836
Date 8/28/2023
Document Table of Contents

4.3.5. Peripheral Region

The Peripheral Region section in the Caches and Memory Interfaces tab has a maximum size of 2 Gbytes. You can set the base address once the size has been selected. All addresses in the peripheral region produce uncacheable data accesses.