16.10. Traffic Generator 2.0
The Traffic Generator 2.0 lets you customize data patterns being written to the memory, address locations accessed in the memory, and the order of write and read transactions. You can use the traffic generator code with any FPGA architecture and memory protocol.
Did you find the information on this page useful?