External Memory Interface Handbook Volume 3: Reference Material

ID 683841
Date 7/24/2019
Public
Document Table of Contents

16.6. On-Chip Debug Port for UniPHY-based EMIF IP

The EMIF On-Chip Debug Port allows user logic to access the same calibration data used by the EMIF Toolkit, and allows user logic to send commands to the sequencer. You can use the EMIF On-Chip Debug Port to access calibration data for your design and to send commands to the sequencer just as the EMIF Toolkit would. The following information is available:
  • Pass/fail status for each DQS group
  • Read and write data valid windows for each group

In addition, user logic can request the following commands from the sequencer:

  • Destructive recalibration of all groups
  • Masking of groups and ranks
  • Generation of per-DQ pin margining data as part of calibration

The user logic communicates through an Avalon-MM slave interface as shown below.

Figure 210. User Logic Access


Did you find the information on this page useful?

Characters remaining:

Feedback Message