External Memory Interface Handbook Volume 3: Reference Material

Download
ID 683841
Date 7/24/2019
Public
Document Table of Contents

6.4.2. L3 Interconnect Interface

The SDRAM controller interfaces to the L3 interconnect with a dedicated 32-bit AXI interface, operating on the l3_main_clk clock domain.

Did you find the information on this page useful?

Characters remaining:

Feedback Message