External Memory Interface Handbook Volume 3: Reference Material: For UniPHY-based Device Families

ID 683841
Date 3/06/2023
Public
Document Table of Contents

5.3.7. ODT Generation Logic

The on-die termination (ODT) generation logic generates the necessary ODT signals for the controller, based on the scheme that Intel recommends.

DDR2 SDRAM

Note: There is no ODT for reads.
Table 44.  ODT—DDR2 SDRAM Single Slot Single Chip-select Per DIMM (Write)

Write On

ODT Enabled

mem_cs[0]

mem_odt [0]

Note: There is no ODT for reads.
Table 45.  ODT—DDR2 SDRAM Single Slot Dual Chip-select Per DIMM (Write)

Write On

ODT Enabled

mem_cs[0]

mem_odt [0]

mem_cs[1]
mem_odt[1]
Table 46.  ODT—DDR2 SDRAM Dual Slot Single Chip-select Per DIMM (Write)

Write On

ODT Enabled

mem_cs[0]

mem_odt [1]

mem_cs[1]
mem_odt[0]
Table 47.  ODT—DDR2 SDRAM Dual Slot Dual Chip-select Per DIMM (Write)

Write On

ODT Enabled

mem_cs[0]
mem_odt[2]
mem_cs[1]
mem_odt[3]
mem_cs[2]
mem_odt[0]
mem_cs[3]
mem_odt[1]

DDR3 SDRAM

Note: There is no ODT for reads.
Table 48.  ODT—DDR3 SDRAM Single Slot Single Chip-select Per DIMM (Write)

Write On

ODT Enabled

mem_cs[0]

mem_odt [0]

Note: There is no ODT for reads.
Table 49.  ODT—DDR3 SDRAM Single Slot Dual Chip-select Per DIMM (Write)

Write On

ODT Enabled

mem_cs[0]

mem_odt [0]

mem_cs[1]
mem_odt[1]
Table 50.  ODT—DDR3 SDRAM Dual Slot Single Chip-select Per DIMM (Write)

Write On

ODT Enabled

mem_cs[0]

mem_odt [0] and mem_odt [1]

mem_cs[1]

mem_odt [0] and mem_odt [1]

Table 51.  ODT—DDR3 SDRAM Dual Slot Single Chip-select Per DIMM (Read)

Read On

ODT Enabled

mem_cs[0]
mem_odt[1]
mem_cs[1]
mem_odt[0]
Table 52.  ODT—DDR3 SDRAM Dual Slot Dual Chip-select Per DIMM (Write)

Write On

ODT Enabled

mem_cs[0]

mem_odt [0] and mem_odt [2]

mem_cs[1]

mem_odt [1]and mem_odt [3]

mem_cs[2]

mem_odt [0]and mem_odt [2]

mem_cs[3]

mem_odt [1]and mem_odt [3]

Table 53.  ODT—DDR3 SDRAM Dual Slot Dual Rank Per DIMM (Read)

Read On

ODT Enabled

mem_cs[0]
mem_odt[2]
mem_cs[1]
mem_odt[3]
mem_cs[2]
mem_odt[0]
mem_cs[3]
mem_odt[1]