Visible to Intel only — GUID: hco1416492436633
Ixiasoft
Visible to Intel only — GUID: hco1416492436633
Ixiasoft
1.9.1. The DLL and PLL Sharing Interface
By default, a UniPHY memory interface variant contains a PLL and DLL; the PLL produces a variety of required clock signals derived from the reference clock, and the DLL produces a delay codeword. In this case the PLL sharing mode is "No sharing". A UniPHY variant can be configured as a PLL Master and/or DLL Master, in which case the corresponding interfaces are exported to the UniPHY top-level and can be connected to an identically configured UniPHY variant PLL Slave and/or DLL Slave. The UniPHY slave variant is instantiated without a PLL and/or DLL, which saves device resources.
Did you find the information on this page useful?
Feedback Message
Characters remaining: