External Memory Interface Handbook Volume 3: Reference Material: For UniPHY-based Device Families

ID 683841
Date 3/06/2023
Document Table of Contents

4.5. Memory Controller Architecture

The SDRAM controller consists of an MPFE, a single‑port controller, and an interface to the CSRs.
Figure 42. SDRAM Controller Block Diagram

Did you find the information on this page useful?

Characters remaining:

Feedback Message