Visible to Intel only — GUID: hco1416492532983
Ixiasoft
Visible to Intel only — GUID: hco1416492532983
Ixiasoft
1.17. UniPHY Calibration Stages
The section includes an overview of calibration, explanation of the calibration stages, and a list of generated calibration signals. The information in this section applies only to the Nios II-based sequencer used in the DDR2, DDR3, and LPDDR2 SDRAM Controllers with UniPHY versions 10.0 and later, and, optionally, in the QDR II and QDR II+ SRAM and RLDRAM II Controllers with UniPHY version 11.0 and later, and the RLDRAM 3 PHY-only IP. The information in this section applies to the Arria II GZ, Arria V, Arria V GZ, Cyclone V, Stratix III, Stratix IV, and Stratix V device families.
- Calibration Overview
- Calibration Stages
- Memory Initialization
- Stage 1: Read Calibration Part One—DQS Enable Calibration and DQ/DQS Centering
- Stage 2: Write Calibration Part One
- Stage 3: Write Calibration Part Two—DQ/DQS Centering
- Stage 4: Read Calibration Part Two—Read Latency Minimization
- Calibration Signals
- Calibration Time
Did you find the information on this page useful?
Feedback Message
Characters remaining: