4.5.3. Write Datapath
In the PHY write data path, for even write latency the write data valid, write data, and dqs enable pass through one stage of fr_cycle_shifter in a flow through path. For odd memory write latency, the output is shifted by a full-rate clock cycle. The full-rate cycle-shifted output feeds into a simple DDIO.
Did you find the information on this page useful?