RTL-based sequencer implementations and Nios II-based sequencer implementations can have different pin requirements. You may not be able to migrate from an RTL-based sequencer to a Nios II-based sequencer and maintain the same pinout.
For information on sequencer support for different protocol-architecture combinations, refer to Introduction to Intel® FPGA Memory Solutions in Volume 1 of this handbook. For information on pin planning, refer to Planning Pin and FPGA Resources in Volume 2 of this handbook.
Did you find the information on this page useful?