6.13.3. HPS Memory Interface Simulation
The simulation model supports only the skip-cal simulation mode; quick-cal and full-cal are not supported. An example design is not provided. However, you can create a test design by adding the traffic generator component to your design using Qsys. Also, the HPS simulation model does not use external memory pins to connect to the DDR memory model; instead, the memory model is incorporated directly into the HPS SDRAM interface simulation modules. The memory instance incorporated into the HPS model is in the simulation model hierarchy at: hps_0/fpga_interfaces/f2sdram/hps_sdram_inst/mem/
Simulation of the FPGA-to-SDRAM interfaces requires that you first bring the interfaces out of reset, otherwise transactions cannot occur. Connect the H2F reset to the F2S port resets and add a stage to your testbench to assert and deassert the H2F reset in the HPS. Appropriate Verilog code is shown below:
initial begin // Assert reset <base name>.hps.fpga_interfaces.h2f_reset_inst.reset_assert(); // Delay #1 // Deassert reset <base name>.hps.fpga_interfaces.h2f_reset_inst.reset_deassert(); end
Did you find the information on this page useful?