Avalon Verification IP Suite: User Guide

ID 683439
Date 2/17/2022
Public
Document Table of Contents

9.4.16. signal_sink_ready_assert

Prototype:

signal_sink_ready_assert

Arguments:

Verilog HDL: None

VHDL: N.A.

Returns:

void

Description:

Signals that sink_ready is asserted, turning off back pressure.
Language support: Verilog HDL

Did you find the information on this page useful?

Characters remaining:

Feedback Message