Avalon Verification IP Suite: User Guide

ID 683439
Date 2/17/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

13.2.1. event_reset_asserted

Prototype:

event_reset_asserted

Arguments:

Verilog HDL: N.A.

VHDL: None

Returns:

void

Description:

Notifies the testbench that reset has been asserted.
Language support: VHDL