Avalon Verification IP Suite: User Guide

ID 683439
Date 2/17/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.2.29.47. signal_response_complete

Prototype:

signal_response_complete

Arguments:

Verilog HDL: None

VHDL: N.A.

Returns:

void

Description:

Triggers when either signal_read_response_complete or signal_write_response_complete is triggered. Indicates that either a read or a write response was received and inserted into the response queue.
Language support: Verilog HDL