Avalon Verification IP Suite: User Guide

ID 683439
Date 2/17/2022
Public
Document Table of Contents

14.2.22. signal_interface_granted

Prototype:

signal_interface_granted

Arguments:

Verilog HDL: None

VHDL: N.A.

Arguments:

None.

Returns:

void

Description:

Triggers when the grant signal is asserted.
Language support: Verilog HDL

Did you find the information on this page useful?

Characters remaining:

Feedback Message