Avalon Verification IP Suite: User Guide

ID 683439
Date 2/17/2022
Public
Document Table of Contents

8.4.22. set_transaction_eop()

Prototype:

set_transaction_eop(bit eop)

Arguments:

Verilog HDL: eop

VHDL: eop, bfm_id, req_if(bfm_id)

Returns:

void

Description:

Sets the status of the end of packet signal in the out-going transaction.
Language support: Verilog HDL, VHDL

Did you find the information on this page useful?

Characters remaining:

Feedback Message