Avalon Verification IP Suite: User Guide

ID 683439
Date 2/17/2022
Public
Document Table of Contents

7.2.21. set_enable_a_read_response_sequence()

Prototype:

set_enable_a_read_response_sequence()

Arguments:

Verilog HDL: Boolean

VHDL: N.A.

Returns:

void

Description:

Enables an assertion that ensures readdatavalid is asserted while read is asserted for the same read transfer.
Language support: Verilog HDL

Did you find the information on this page useful?

Characters remaining:

Feedback Message