Avalon Verification IP Suite: User Guide

ID 683439
Date 2/17/2022
Public
Document Table of Contents

5.4.40. set_command_timeout()

Prototype:

void set_command_timeout(int cycles)

Arguments:

Verilog HDL: int cycles

VHDL: int cycles, bfm_id, req_if(bfm_id)

Returns:

void

Description:

Sets the number of elapsed cycles between waiting for a waitrequest and when time out is asserted. Disables time-out by setting the value to 0.
Language support: Verilog HDL, VHDL

Did you find the information on this page useful?

Characters remaining:

Feedback Message