Avalon Verification IP Suite: User Guide

ID 683439
Date 2/17/2022
Public
Document Table of Contents

7.2.28.29. set_enable_c_write_byteenable()

Prototype:

set_enable_c_write_byteenable()

Arguments:

Verilog HDL: Boolean

VHDL: N.A.

Returns:

void

Description:

Enables a coverage group ensuring all legal values of the byteenable signal are asserted during write transfers. It is disabled when either byteenable or write is not supported.
Language support: Verilog HDL

Did you find the information on this page useful?

Characters remaining:

Feedback Message