Avalon Verification IP Suite: User Guide

ID 683439
Date 2/17/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

16.2.1.17. set_clock_enable_timeout()

Prototype:

void set_clock_enable_timeout()

Arguments:

Verilog HDL: int timeout

VHDL: int timeout, bfm_id, req_if

Returns:

void

Description:

Sets the timeout value for the clock enable. Sets the value to 0 (zero)to disable timeouts.
Language support: Verilog HDL, VHDL