Avalon Verification IP Suite: User Guide

ID 683439
Date 2/17/2022
Public
Document Table of Contents

10.2.7.15. set_enable_c_non_valid_ready()

Prototype:

set_enable_c_non_valid_ready()

Arguments:

Verilog HDL: Boolean

VHDL: N.A.

Returns:

void

Description:

Enables a coverage point that ensures test coverage for the assertion of valid signal with different values for readyLatency.

RL**For more information, refer to the Avalon Interface Specifications .

Language support: Verilog HDL

Did you find the information on this page useful?

Characters remaining:

Feedback Message