Avalon Verification IP Suite: User Guide

ID 683439
Date 2/17/2022
Public
Document Table of Contents

5.4.38. set_command_lock()

Prototype:

void set_command_lock (bit state)

Arguments:

Verilog HDL: bit state

VHDL: bit state, bfm_id, req_if(bfm_id)

Returns:

void

Description:

Controls the assertion or deassertion of the lock interface signal. Lock control is on the transaction boundaries. It is not used when the Avalon-MM Master BFM is operating in burst mode.
Language support: Verilog HDL, VHDL

Did you find the information on this page useful?

Characters remaining:

Feedback Message