Avalon Verification IP Suite: User Guide

ID 683439
Date 2/17/2022
Public
Document Table of Contents

10.2.5. set_enable_a_non_missing_startofpacket()

Prototype:

set_enable_a_non_missing_startofpacket()

Arguments:

Verilog HDL: Boolean

VHDL: N.A.

Returns:

void

Description:

Enables an assertion that ensures that each assertion of the startofpacket signal is followed by the assertion of an endofpacket signal.
Language support: Verilog HDL

Did you find the information on this page useful?

Characters remaining:

Feedback Message