External Memory Interface Handbook Volume 3: Reference Material: For UniPHY-based Device Families
Visible to Intel only — GUID: hco1416492631130
Ixiasoft
Visible to Intel only — GUID: hco1416492631130
Ixiasoft
3.1. Supported Memory Protocols
Protocol | Hard Controller and Hard PHY | Soft Controller and Hard PHY | PHY Only |
---|---|---|---|
DDR4 | Yes | — | Yes |
DDR3 | Yes | — | Yes |
LPDDR3 | Yes | — | Yes |
RLDRAM 3 | — | Third party | Yes |
QDR II/II+/II+ Xtreme | — | Yes | — |
QDR-IV | — | Yes | — |
Memory protocols not listed above are not supported by the Arria® 10 EMIF IP; however, you can implement a custom memory interface for these protocols using the Altera PHYLite Megafunction.
LPDDR3 is supported for simulation, compilation, and timing. Hardware support for LPDDR3 will be provided in a future release.