2.4.9. Stratix® 10 EMIF Architecture: Clock Phase Alignment
The clock phase alignment feature effectively eliminates the clock skew effect in all transfers between the core and the periphery, facilitating timing closure. All Stratix 10 external memory interfaces employ clock phase alignment circuitry.
Did you find the information on this page useful?