Intel® Cyclone® 10 LP Core Fabric and General Purpose I/Os Handbook

ID 683777
Date 9/26/2022
Public
Document Table of Contents

4.2.13.1.3. Charge Pump and Loop Filter

You can reconfigure the following settings to update the PLL bandwidth in real time:

  • Charge pump (ICP)
  • Loop filter resistor (R)
  • Loop filter capacitor (C)
Table 19.  Charge Pump Bit Control
CP[2] CP[1] CP[0] Setting (Decimal)
0 0 0 0
1 0 0 1
1 1 0 3
1 1 1 7
Table 20.  Loop Filter Resistor Value Control
LFR[4] LFR[3] LFR[2] LFR[1] LFR[0] Setting (Decimal)
0 0 0 0 0 0
0 0 0 1 1 3
0 0 1 0 0 4
0 1 0 0 0 8
1 0 0 0 0 16
1 0 0 1 1 19
1 0 1 0 0 20
1 1 0 0 0 24
1 1 0 1 1 27
1 1 1 0 0 28
1 1 1 1 0 30
Table 21.  Loop Filter High Frequency Capacitor Control
LFC[1] LFC[0] Setting (Decimal)
0 0 0
0 1 1
1 1 3

Did you find the information on this page useful?

Characters remaining:

Feedback Message