Intel® Cyclone® 10 LP Core Fabric and General Purpose I/Os Handbook

ID 683777
Date 9/26/2022
Public
Document Table of Contents

4.2.13.1.4. Bypassing PLL Counter

Bypassing a PLL counter results in a divide (N, C0 to C4 counters) factor of one.

Table 22.  PLL Counter Settings
Description PLL Scan Chain Bits [0..8] Settings
LSB MSB
PLL counter bypassed X X X X X X X X 1 14
PLL counter not bypassed X X X X X X X X 0 14

To bypass any of the PLL counters, set the bypass bit to 1. The values on the other bits are ignored.

14 Bypass bit

Did you find the information on this page useful?

Characters remaining:

Feedback Message