Intel® Cyclone® 10 LP Core Fabric and General Purpose I/Os Handbook

ID 683777
Date 2/15/2023
Public
Document Table of Contents

3.1. Embedded Multiplier Block Overview

Each embedded multiplier block in Intel® Cyclone® 10 LP devices supports one individual 18 × 18-bit multiplier or two individual 9 × 9-bit multipliers.

For multiplications greater than 18 x 18, the Intel® Quartus® Prime software cascades the multiplier blocks to form wider or deeper logic structures. There are no restrictions on the data width of the multiplier but the greater the data width, the slower the multiplication process.

You can control the operation of the embedded multiplier blocks using the following options:

  • Parameterize the relevant IP cores with the Quartus Prime parameter editor
  • Infer the multipliers directly with VHDL or Verilog HDL
Figure 33. Embedded Multipliers Arranged in Columns with Adjacent LABS

Additionally, you can implement soft multipliers by using the M9K memory blocks as look-up tables (LUTs). The LUTs contain partial results from the multiplication of input data with coefficients that implements variable depth and width high-performance soft multipliers. Using soft multipliers increases the number of available multipliers in the device.