Intel® Cyclone® 10 LP Core Fabric and General Purpose I/Os Handbook

ID 683777
Date 9/26/2022
Public
Document Table of Contents

4.2.8. PLL Control Signals

You can use the pfdena, areset, and locked signals to observe and control the PLL operation and resynchronization.

Did you find the information on this page useful?

Characters remaining:

Feedback Message