Intel® Cyclone® 10 LP Core Fabric and General Purpose I/Os Handbook

ID 683777
Date 9/26/2022
Public
Document Table of Contents

6.1.4.6.2. Configuring the Device

In the second stage, the SFL design in the master device enables you to write the configuration data for the device chain into the serial configuration device with the Intel® Cyclone® 10 LP device JTAG interface.

The JTAG interface sends the programming data for the serial configuration device to the Intel® Cyclone® 10 LP device first. The Intel® Cyclone® 10 LP device then uses the ASMI pins to send the data to the serial configuration device.

Did you find the information on this page useful?

Characters remaining:

Feedback Message