Intel® Cyclone® 10 GX Transceiver PHY User Guide

ID 683054
Date 4/14/2023
Public
Document Table of Contents

2.6.3.5.7. Avalon® Memory-Mapped Interface Signals

The Avalon® memory-mapped interface is an Avalon® memory-mapped interface slave port. This interface uses word addressing and provides access to the 16-bit configuration registers of the PHY.

Table 114.   Avalon® Memory-Mapped Interface Signals
Signal Name Direction Width Description
csr_address Input 11
Use this bus to specify the register address to read from or write to. The width is:
  • 11 bits for 10M/100M/1G/2.5G/5G/10G (USXGMII) configurations.
csr_read Input 1

Assert this signal to request a read operation.

csr_readdata Output 32
Data read from the specified register. The data is valid only when the csr_waitrequest signal is deasserted. The width is:
  • 32 bits for 10M/100M/1G/2.5G/5G/10G (USXGMII) configurations. The upper 16 bits are reserved.
csr_write Input 1

Assert this signal to request a write operation.

csr_writedata Input 32
Data to be written to the specified register. The data is written only when the csr_waitrequest signal is deasserted. The width is:
  • 32 bits for 10M/100M/1G/2.5G/5G/10G (USXGMII) configurations. The upper 16 bits are reserved.
csr_waitrequest Output 1

When asserted, indicates that the PHY is busy and not ready to accept any read or write requests.

  • When you have requested for a read or write, keep the control signals to the Avalon® memory-mapped interface constant while this signal is asserted. The request is complete when it is deasserted.
  • This signal can be high or low during idle cycles and reset. Therefore, the user application must not make any assumption of its assertion state during these periods.