6.16. Using Data Pattern Generators and Checkers
Hardening the data generators and verifiers saves FPGA fabric logic resources. The pattern generator block supports the following patterns:
- Pseudo Random Binary Sequence (PRBS)
- Pseudo Random Pattern (PRP)
The pattern generators and checkers are supported only for non-bonded channels.
Did you find the information on this page useful?