Intel® Cyclone® 10 GX Transceiver PHY User Guide

ID 683054
Date 4/14/2023
Public
Document Table of Contents

5.3.1.1.3. TX FIFO Fast Register Mode

This mode allows a higher maximum frequency (fMAX) between the FPGA fabric and the TX PCS by enabling the optional fast register interface with additional latency.