Intel® Cyclone® 10 GX Transceiver PHY User Guide

ID 683054
Date 4/14/2023
Document Table of Contents

6.1. Reconfiguring Channel and PLL Blocks

The following table lists some of the available dynamic reconfiguration features in Cyclone® 10 GX devices.

Table 187.   Cyclone® 10 GX Dynamic Reconfiguration Feature Support
Reconfiguration Features
Channel Reconfiguration PMA analog features
  • VOD
  • Pre-emphasis
  • Continuous Time Linear Equalizer (CTLE)
  • TX local clock dividers
  • TX PLL switching
  • RX CDR settings
  • RX CDR reference clock switching
Reconfiguration of PCS blocks within the datapath
Datapath switching
  • Standard, Enhanced, PCS Direct
PLL Reconfiguration PLL settings
  • Counters
PLL reference clock switching

Did you find the information on this page useful?

Characters remaining:

Feedback Message