Intel® Cyclone® 10 GX Transceiver PHY User Guide

ID 683054
Date 4/14/2023
Public
Document Table of Contents

5.3.1.3.4. 8B/10B Encoder Current Running Disparity Control Feature

The 8B/10B encoder performs a running disparity check on the 10-bit output data. The running disparity can also be controlled using tx_forcedisp and tx_dispval. When the PCS-PMA interface width is 10 bits, tx_forcedisp and tx_dispval are one bit each. When the PCS-PMA interface width is 20 bits, tx_forcedisp and tx_dispval are two bits each. The LSB of tx_forcedisp and tx_dispval corresponds to the LSByte of the input data and the MSB corresponds to the MSByte of the input data.

Did you find the information on this page useful?

Characters remaining:

Feedback Message