Intel® Cyclone® 10 GX Transceiver PHY User Guide

ID 683054
Date 4/14/2023
Document Table of Contents RX Byte Reversal

The RX byte reversal feature can be enabled in low latency, basic, and basic rate match mode. The word aligner is available in any mode.

To enable this feature, select the Enable RX byte reversal and Enable rx_std_byterev_ena port options. This adds rx_std_byterev_ena. If there is more than one channel in the design, rx_std_byterev_ena becomes a bus in which each bit corresponds to a channel. As long as rx_std_byterev_ena is asserted, the RX data received by the core shows byte reversal.

You can verify this feature by monitoring rx_parallel_data.

Figure 96. RX Byte Reversal