Intel® Cyclone® 10 GX Transceiver PHY User Guide

ID 683054
Date 4/14/2023
Public
Document Table of Contents
Give Feedback

2.6.2.2. How to Implement 10GBASE-R and 10GBASE-R with IEEE 1588v2 in Intel® Cyclone® 10 GX Transceivers

You should be familiar with the 10GBASE-R and PMA architecture, PLL architecture, and the reset controller before implementing the 10GBASE-R or 10GBASE-R with IEEE 1588v2 Transceiver Configuration Rules.

You must design your own MAC and other layers in the FPGA to implement the 10GBASE-R or 10GBASE-R with 1588 Transceiver Configuration Rule using the Native PHY IP.

  1. Instantiate the Intel® Cyclone® 10 GX Transceiver Native PHY IP from the IP Catalog.
    Refer to Select and Instantiate the PHY IP Core for more details.
  2. Select 10GBASE-R or 10GBASE-R 1588 from the Transceiver configuration rule list located under Datapath Options, depending on which protocol you are implementing.
  3. Use the parameter values in the tables in Transceiver Native PHY Parameters for the 10GBASE-R Protocol as a starting point. Or, you can use the protocol presets described in Transceiver Native PHY Presets. Select 10GBASE-R Register Mode for 10GBASE-R with IEEE 1588v2. You can then modify the settings to meet your specific requirements.
  4. Click Generate to generate the Native PHY IP core RTL file.
    Figure 47. Signals and Ports of Native PHY IP Core for the 10GBASE-R and 10GBASE-R with IEEE 1588v2Generating the IP core creates signals and ports based on your parameter settings.


  5. Instantiate and configure your PLL.
  6. Create a transceiver reset controller. You can use your own reset controller or use the Intel® Cyclone® 10 GX Transceiver Native PHY Reset Controller IP.
  7. Connect the Intel® Cyclone® 10 GX Transceiver Native PHY to the PLL IP and the reset controller.
    Figure 48. Connection Guidelines for a 10GBASE-R with IEEE 1588v2 PHY Design
  8. Simulate your design to verify its functionality.