- 126.96.36.199. How to Implement 10GBASE-R and 10GBASE-R with IEEE 1588v2 in Intel® Cyclone® 10 GX Transceivers
- 188.8.131.52. How to Implement the Basic (Enhanced PCS) Transceiver Configuration Rules in Cyclone® 10 GX Transceivers
- 184.108.40.206. How to Implement the Basic, Basic with Rate Match Transceiver Configuration Rules in Cyclone® 10 GX Transceivers
220.127.116.11. TX Polarity Inversion
The positive and negative signals of a serial differential link might accidentally be swapped during board layout. Solutions such as a board respin or major updates to the PLD logic can be expensive. The transmitter polarity inversion feature is provided to correct this situation. The Standard PCS supports both the static and dynamic polarity inversion features.
Transmitter polarity inversion can be enabled in low latency, basic, and basic rate match modes.
To enable TX polarity inversion, select the Enable TX polarity inversion and Enable tx_polinv port options in Platform Designer. It can also be dynamically controlled with dynamic reconfiguration.
This mode adds tx_polinv. If there is more than one channel in the design, tx_polinv is a bus with each bit corresponding to a channel. As long as tx_polinv is asserted, the TX data transmitted has a reverse polarity.
Did you find the information on this page useful?