DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 5/27/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.12.24. Uniform Random Number Generator

This DSP Builder design example demonstrates a random number generator (Tausworthe-88) that produces uniformly distributed random numbers.

You can specify the seed value for the random sequence using the seed_value input. The reset input resets the sequence to the initial state defined by the seed_value. The output is a 32-bit random number, which can be interpreted as a random integer sampled from the uniform distribution.