DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 5/27/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Setting and Changing FIR Filter Coefficients at Runtime in DSP Builder


  1. Set the base address of the memory-mapped coefficients with the Base address parameter.
  2. Set the filter coefficients by entering a Simulink fixed-point array into the Coefficients parameter.
  3. Generate a vector of coefficients either by entering an array of numbers, or using one of the many MATLAB functions to build the required coefficients.
  4. Update the parameters through a processor interface during run time using the BusStimulus block. Alternatively, update the parameters from you model by exposing hidden processor interface ports (turn on Expose Bus Ports).