DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 5/27/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

15.3.17. Pulse Divider (PulseDivider)

The PulseDivider block generates a single-cycle one on its output for each 2^N ones on its input.
Table 133.  Parameters for the PulseDivider Block
Parameter Description
N Specifies the input block size 2^N.
Table 134.  Port Interface for the PulseDivider Block
Signal Direction Type Description
v Input Boolean or uint(1). Data valid.
g Output uint(1). Block containing 2^N elements received.