DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 5/27/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.3. Exploring DSP Builder Advanced Blockset Design Tradeoffs

Get early estimates of resource utilization before you go to hardware verification, which allows you to experiment with various implementation optimizations early. Access memory-logic tradeoff, or logic-multiplier tradeoff by modifying threshold parameters. You may not need to physically modify the design. DSP Builder can automate design space exploration based on your tradeoff options