F-tile Architecture and PMA and FEC Direct PHY IP User Guide

ID 683872
Date 12/15/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.8.3. Reset Signals—Block Level

Table 73.  Reset Signals—Block Level
Reset Signal TX PHY TX Datapath RX PHY RX Datapath Soft CSRs
tx_reset Yes Yes No No No
rx_reset No No Yes Yes No
reconfig_xcvr_reset No No No No No
reconfig_pdp_reset No No No No Yes

Did you find the information on this page useful?

Characters remaining:

Feedback Message